diff options
author | Aryadev Chavali <aryadev@aryadevchavali.com> | 2023-10-16 01:18:34 +0100 |
---|---|---|
committer | Aryadev Chavali <aryadev@aryadevchavali.com> | 2023-10-16 01:20:06 +0100 |
commit | a4c9b85c79714792403220ef4ffbdb6bc20fcec1 (patch) | |
tree | 505614f909831fee273cbe6e0055db8374749779 | |
parent | 6038363d2facd5c8a79d9c4920ca5b3cf70bef95 (diff) | |
download | ovm-a4c9b85c79714792403220ef4ffbdb6bc20fcec1.tar.gz ovm-a4c9b85c79714792403220ef4ffbdb6bc20fcec1.tar.bz2 ovm-a4c9b85c79714792403220ef4ffbdb6bc20fcec1.zip |
MOV and PUSH_*_REGISTER should only need bytes for their operand
We won't have more than 255 registers, so a byte is all that's
necessary.
-rw-r--r-- | src/inst.h | 12 |
1 files changed, 6 insertions, 6 deletions
@@ -76,11 +76,11 @@ inst_t inst_read_bytecode(darr_t *); #define INST_FPUSH(FLOAT) \ ((inst_t){.opcode = OP_PUSH_FLOAT, .operand = DFLOAT(FLOAT)}) -#define INST_BMOV(REG) ((inst_t){.opcode = OP_MOV_BYTE, .operand = DWORD(REG)}) +#define INST_BMOV(REG) ((inst_t){.opcode = OP_MOV_BYTE, .operand = DBYTE(REG)}) -#define INST_WMOV(REG) ((inst_t){.opcode = OP_MOV_WORD, .operand = DWORD(REG)}) +#define INST_WMOV(REG) ((inst_t){.opcode = OP_MOV_WORD, .operand = DBYTE(REG)}) -#define INST_FMOV(REG) ((inst_t){.opcode = OP_MOV_FLOAT, .operand = DWORD(REG)}) +#define INST_FMOV(REG) ((inst_t){.opcode = OP_MOV_FLOAT, .operand = DBYTE(REG)}) #define INST_BPOP ((inst_t){.opcode = OP_POP_BYTE}) @@ -89,12 +89,12 @@ inst_t inst_read_bytecode(darr_t *); #define INST_FPOP ((inst_t){.opcode = OP_POP_FLOAT}) #define INST_BPUSH_REG(REG) \ - ((inst_t){.opcode = OP_PUSH_BYTE_REGISTER, .operand = DWORD(REG)}) + ((inst_t){.opcode = OP_PUSH_BYTE_REGISTER, .operand = DBYTE(REG)}) #define INST_WPUSH_REG(REG) \ - ((inst_t){.opcode = OP_PUSH_WORD_REGISTER, .operand = DWORD(REG)}) + ((inst_t){.opcode = OP_PUSH_WORD_REGISTER, .operand = DBYTE(REG)}) #define INST_FPUSH_REG(REG) \ - ((inst_t){.opcode = OP_PUSH_FLOAT_REGISTER, .operand = DWORD(REG)}) + ((inst_t){.opcode = OP_PUSH_FLOAT_REGISTER, .operand = DBYTE(REG)}) #endif |